JAN 1 8 2001 JAN 1 8 2001

Attorney Docket No. 18940/36899 PATENT

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Matsumoto Toshiyuki, Yakabe Masami, Hirota Yoshihiro

Serial No.:

09/703,845

Group:

2858

Filed:

November 2, 2000

Examiner:

For:

CAPACITANCE MEASUREMENT METHOD OF MICRO STRUCTURES

OF INTEGRATED CIRCUITS

SUBMISSION UNDER 37 C.F.R. 1.56, 1.97 & 1.98 INFORMATION DISCLOSURE STATEMENT

Honorable Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

To comply with the duty of disclosure set forth in 37 CFR 1.56, the prior art listed on the attached PTO-1449 is submitted herewith to the Examiner for consideration in connection with the examination of the above-identified application.

The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Account No. 02-1010 (18940/36899).

Respectfully submitted,

BARNES & THORNBURG

JAN 1 8 2001

Perry Palan

Reg.No. 26,213

(202) 289-1313

**Enclosures** 

Barnes & Thornburg Franklin Tower 1401 Eye Street Suite 500 Washington, DC 20005 (202) 289-1313 44422v1 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY DOCKET NO.: 18940/36899

SERIAL NO

APPLICANT

M. Toshiyuki, Y. Masami, H. Yoshihiro

LING DATE

November 2, 2000

GROUP 2858

ENT &

(Use several sheets if necessary) ....

## **U.S. PATENT DOCUMENTS**

EXAMINER INITIAL	_	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FLING DATE F APPROPRIATE
773	AA	3,753,373	8/21/1973	Brown	<u></u>		
Th	AB	4,473,796	9/25/1984	Nankivil			
A	AC	4,498,044	2/5/1985	Horn			
D	AD	5,416,470	5/16/1995	Tanaka et al.			
JI-	AE	5,701,101	12/23/1997	Weinhardt et al.	<b>-</b>		
M	AF_	5,808,516	9/15/1998	Barber			
M	AG	5,886,529	3/23/1999	Wakamatsu			
02	AH	5,986,456	11/16/1999	Yamashita			
De	Al	6,054,867	4/25/2000	Wakamatsu	<		
	AJ						
	AK		, .				

## FOREIGN PATENT DOCUMENTS

							TRANS	ATION
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	Yes	No
T-	AL	3413849 A1	8/22/1985	Germany				
A	АМ	61-14578	1/22/1986	Japan				_
A	AN	06180336	6/28/1994	Japan (Abstract)				
<u>A</u>	AO	4135991 C1	12/17/1992	Germany				
F	AP	9-280806	10/31/1997	Japan	-			

## OTHER PRIOR ART (Including Author, Title, Date Pertinent Pages, Etc.)

M	AQ	An On-Chip, Attofarad Interconnect Charge-Based Capacitance Measurement (CBCM Technique), J.C. Chen, B.W. McGaughy, D. Sylvester, C. Hu, Department of EECS, University of California Berkeley, 1996
<u>D</u>	AR	On-Chip Measurement of Interconnect Capacitances in a CMOS Process, A. Khalkhal and P. Nouet, Laboratoire d'Informatique, de Robotique et de Microelectronique de Montpellier (LIRMM), Proc. IEEE 1995 Int. Conference on Microelectroic Test Structures, Vol. 8, March, 1995
<u>J</u>	AS	Efficient extraction of metal parasitic capacitances, G.J. Gaston and I.G. Daniels, GEC Plessey Semiconductors Ltd., Proc. IEEE 1995 Int. Conference on Microelectronic Test Structures, Vol. 8, March, 1995

D. 1.	<u>d</u>	<u> </u>	
Th	AT	Op-amp circuit measures diode-junction capac Engineer's notebook, Electronics, July 10, 197	
EXAMINER:		STE CONSIDERED:	
EXAMINER:		T 2 ( )	3/22/02
conforman		al if reference considered, whether or not citation is in conform not considered. Include copy of this form with next communic	
44422v1		A Company of the Comp	, <del>s'</del>

